Optimum Design and Implementation of Adaptive Channel Equalization using HDL Coder
Resumen
The LMS algorithm is the most widely used in wireless applications such as equalization and adaptive filtering in imaging, communications, etc. The initialization of the LMS equalizer results from a pilot based channel estimation. This technique is achieved by using algorithms which adapt the parameters of Finite Impulse Response (FIR) equalizer to decrease the clutter and Inter symbol Interference (ISI) to give an accurate received signal. This paper presents the implementation of the LMS algorithm on Field Programmable Gate Arrays (F P G A). Construction of adaptive equa- lizer that is built on multiplier and adder is to achieve the Multiple Access Channel (MAC) process of the Finite Impulse Response (FIR). The parame- ters of the adaptive equalizer are modified off-hand by the LMS method based on insertion information’s. The proposed construction of this method designed using MatlabSimulink (R2015a) to treat with parallel constructer. The designed converted to VHDL coding pattern, as will as a VHDL test bench using Simulink HDL Coder tool to realize hardware directly from Simulink design.Citas
WANG Tian-lei, “Developments in Adaptive Equalization Algorithm Research”, Journal of Wuyi University [J],2009, 02(23),pp37-42.
John G. Proakis, “Digital Signal Processing Principles, Algorithms and Applications”, Pearson Prentice Hall, fourth Edition, page No. 909-911.
Adinoyi, S. Al-Semari, A. Zerquine, “Decision feedback equalization of coded I-Q QPSK in mobile radio environments,” Electron. Lett. vol. 35, No1, pp. 13-14, Jan. 1999
Wang Junfeng and Zhang Bo “Design of Adaptive Equalizer Based on Variable Step LMS Algorithm”. Proceedings of the Third International Symposium on Computer Science and Computational Technology (ISCSCT ’10) Jiaozuo,2010, P. R. China, 256-258.
S.Haykins, “Analog and Digital Communications” , Prentice Hall, 1996. [6] P.K. Dash, S. Shekhar” Design and Implementation of Single OrderLMS based Adaptive System Identification on Altera based Cyclone II FPGA”IEEE Conference, April 2014.